Tag: RISC Architecture specification

Advanced RISC Architecture specification Up to 16 MIPS Throughput at 16 MHz 16K Bytes of In-System Self-Programmable Flash 512 Bytes EEPROM 1K Byte Internal SRAM […]